收藏本站
93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C
3.0
PIN DESCRIPTIONS
TABLE 3-1:
PIN DESCRIPTIONS
Name
CS
CLK
DI
DO
V SS
ORG/NC
PDIP
1
2
3
4
5
6
SOIC
1
2
3
4
5
6
TSSOP
1
2
3
4
5
6
MSOP
1
2
3
4
5
6
DFN (1)
1
2
3
4
5
6
TDFN (1)
1
2
3
4
5
6
SOT-23
5
4
3
1
2
—
Rotated
SOIC
3
4
5
6
7
8
Function
Chip Select
Serial Clock
Data In
Data Out
Ground
Organization/93XX56C
No Internal Connection/
93XX56A/B
NC
V CC
7
8
7
8
7
8
7
8
7
8
7
8
—
6
1
2
No Internal Connection
Power Supply
Note 1:
The exposed pad on the DFN/TDFN packages may be connected to V SS or left floating.
3.1 Chip Select (CS)
A high level selects the device; a low level deselects
the device and forces it into Standby mode. However, a
data bits before an instruction is executed. CLK and DI
then become “don’t care” inputs waiting for a new Start
condition to be detected.
programming cycle that is already in progress will be
completed, regardless of the Chip Select (CS) input
3.3
Data In (DI)
signal. If CS is brought low during a program cycle, the
device will go into Standby mode as soon as the
programming cycle is completed.
Data In (DI) is used to clock in a Start bit, opcode,
address and data synchronously with the CLK input.
CS must be low for 250 ns minimum (T CSL ) between
3.4
Data Out (DO)
consecutive instructions. If CS is low, the internal
control logic is held in a Reset status.
Data Out (DO) is used in the Read mode to output data
synchronously with the CLK input (T PD after the
3.2
Serial Clock (CLK)
positive edge of CLK).
This pin also provides Ready/ Busy status information
The Serial Clock is used to synchronize the communi-
cation between a master device and the 93XX series
device. Opcodes, address and data bits are clocked in
on the positive edge of CLK. Data bits are also clocked
out on the positive edge of CLK.
CLK can be stopped anywhere in the transmission
sequence (at high or low level) and can be continued
anytime with respect to Clock High Time (T CKH ) and
Clock Low Time (T CKL ). This gives the controlling
master freedom in preparing opcode, address and
data.
CLK is a “don’t care” if CS is low (device deselected). If
CS is high, but the Start condition has not been
during erase and write cycles. Ready/ Busy status infor-
mation is available on the DO pin if CS is brought high
after being low for minimum Chip Select low time (T CSL )
and an erase or write operation has been initiated.
The Status signal is not available on DO if CS is held
low during the entire erase or write cycle. In this case,
DO is in the High-Z mode. If status is checked after the
erase/write cycle, the data line will be high to indicate
the device is ready.
Note: After a programming cycle is complete,
issuing a Start bit and then taking CS low
will clear the Ready/ Busy status from DO.
detected (DI = 0 ), any number of clock cycles can be
received by the device without changing its status (i.e.,
3.5
Organization (ORG)
waiting for a Start condition).
CLK cycles are not required during the self-timed write
(i.e., auto erase/write) cycle.
After detection of a Start condition the specified number
of clock cycles (respectively low-to-high transitions of
CLK) must be provided. These clock cycles are
required to clock in all required opcode, address and
DS21794G-page 12
When the ORG pin is connected to V CC or Logic HI, the
(x16) memory organization is selected. When the ORG
pin is tied to V SS or Logic LO, the (x8) memory
organization is selected. For proper operation, ORG
must be tied to a valid logic level.
93XX56A devices are always (x8) organization and
93XX56B devices are always (x16) organization.
? 2003-2011 Microchip Technology Inc.
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
93LC66BXT/SN IC EEPROM 4KBIT 2MHZ 8SOIC
93LC66XT/SN IC EEPROM 4KBIT 2MHZ 8SOIC
93LC86/P IC EEPROM 16KBIT 3MHZ 8DIP
94104-044LF 94104-044LF PCB MJ LOW PROFILE
94152-088LF CONN MOD JACK 8-8 VERT PCB SHLD
9436-7600 CONN SOCKET 36POS CLOSED END
94729-002LF 6POS SNAP-IN SP.MODJACK LF
94908-588LF 588LF C/P PCB M/J
相关代理商/技术参数
93LC56AX-E/MC 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93LC56AXE/MS 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93LC56AX-E/MS 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93LC56AXE/MSG 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93LC56AXE/OT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93LC56AX-E/OT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93LC56AXE/OTG 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93LC56AXE/P 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM